Towards Sub-10 nm Diameter III-V Vertical Nanowire Transistors

نویسندگان

  • Wenjie Lu
  • Xin Zhao
چکیده

Towards the demonstration of sub-10 nm III-V vertical fin and nanowire MOSFETs, a novel alcohol-based digital-etch technology has been developed. The new technique minimizes the mechanical forces exerted on vertical nanowire structures. A consistent 1 nm/cycle etching rate on both InGaAs and InGaSb-based heterostructures has been obtained. This is the first demonstration of digital etch on antimonide-based semiconductors. This technique features a high 97% mechanical yield in the sub-10 nm feature size regime. A record 5 nm diameter InGaAs nanowire with height of 230 nm has been demonstrated. Finally, we fabricated InGaAs vertical single nanowire MOSFETs using this technique. These transistors exhibit a linear subthreshold swing of 70 mV/dec, one of the best values reported in such devices. The results shows promise to demonstrate III-V vertical nanowire transistors with sub-10 nm

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fabrication and Characterization of Poly-Si Vertical Nanowire Thin Film Transistor

In this paper, we present a vertical nanowire thin film transistor with gate-all-around architecture, fabricated using CMOS compatible processes. A novel method of fabricating polysilicon vertical nanowires of diameter as small as 30 nm using wet-etch is presented. Both n-type and p-type vertical poly-silicon nanowire transistors exhibit superior electrical characteristics as compared to planar...

متن کامل

III-V 4D Transistors

Recently, III-V gate-all-around (GAA) nanowire MOSFETs or III-V 3D transistors have been experimentally demonstrated by a top-down approach [1-2] , showing excellent scalability down to channel length (Lch) of 50nm. Although parallel integration of the InGaAs nanowires have been successfully demonstrated in Ref. [1] delivering high drive current per wire, the overall current drivability of the ...

متن کامل

Superlattice - Source Nanowire FET with Steep Subthreshold Characteristics

The non-scalable room temperature 60 mV/dec subthreshold swing of a conventional MOSFET is a fundamental limit to the continuation of transistor power scaling. In order to further reduce transistor power consumption and transistor footprint, new subthreshold transport mechanisms other than thermionic emission over an energy barrier are required. In this thesis, we devote our efforts towards the...

متن کامل

Multispectral absorptance from large-diameter InAsSb nanowire arrays in a single epitaxial growth on silicon

Vertical III-V nanowires are capable of resonant absorption at specificwavelengths by tuning the nanowire diameter, thereby exceeding the absorption of equivalent thinfilms. These propertiesmay be exploited to fabricatemultispectral infrared (IR) photodetectors, directly integratedwith Si, without the need for spectral filters or vertical stacking of heterostructures as required in thinfilm dev...

متن کامل

III-V-on-nothing metal-oxide-semiconductor field-effect transistors enabled by top-down nanowire release process: Experiment and simulation

III-V-on-nothing (III-VON) metal-oxide-semiconductor field-effect transistors (MOSFETs) are experimentally demonstrated with In0.53Ga0.47As as channel and atomic layer deposited Al2O3 as gate dielectric. A hydrochloric acid based release process has been developed to create an air gap beneath the InGaAs channel layer, forming the nanowire channel with width down to 40 nm. III-VON MOSFETs with c...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2017